IN THE CLAIMS

Please amend the claims as follows.

1. (Currently Amended) A data-retention circuit fabricated on a semiconductor die comprising:

data-retention subcircuits-in a feedback loop; and

a supply-switching subcircuit to decouple the data-retention subcircuits from a regular voltage supply during standby mode; and

an isolation subcircuit to isolate the data-retention subcircuits from a pass-gate subcircuit in response to a sleep signal,

wherein the supply-switching subcircuit has a well tap coupled to the data retention subcircuits and the semiconductor die has a resistive n-well coupling a supplemental supply voltage to the well tap,

wherein during standby mode, the supplemental supply voltage biases the resistive n-well allowing leakage current to flow from the supplemental supply voltage through the resistive nwell to the well tap to bias the data-retention subcircuits to allow the data-retention subcircuits to remain powered and retain their state,

to allow leakage current of the data-retention subcircuits to be drawn through a well tap from a supplemental voltage supply during a standby mode, the well tap comprising a conductive path coupling the data-retention subcircuits to a resistive well of a semiconductor die allowing the data-retention subcircuits to draw the leakage current from the resistive well during the standby mode.

wherein the data-retention subcircuits, the supply-switching subcircuit and the isolation subcircuit comprise lower-leakage semiconductor devices, and

wherein the pass-gate subcircuit comprises higher-leakage semiconductor devices, the lower-leakage devices having at least one of a longer channel length, a thicker gate-oxide layer or a higher threshold voltage than the higher-leakage semiconductor devices.

Title: SYSTEM AND METHOD FOR DATA RETENTION WITH REDUCED LEAKAGE CURRENT

2. (Currently Amended) The data-retention circuit of claim 1 further comprising an isolation subcircuit to isolate the data-retention subcircuits from a pass-gate subcircuit in response to a sleep signal, wherein the isolation subcircuit is to pass data signals between the data-retention subcircuits and the pass-gate subcircuit when voltage from the regular voltage supply is present, and

wherein the isolation subcircuit and the data-retention subcircuits are outside a data path operable when voltage from the regular voltage supply is present.

3. (Currently Amended) The data-retention circuit of claim 1 wherein the data-retention subcircuits are to retain a state when drawing the leakage current from the resistive well,

wherein the data-retention subcircuits and supply-switching subcircuits comprise semiconductor devices fabricated on the semiconductor die, and

wherein the leakage current provided through the well tap comprises primarily leakage current of the semiconductor devices comprising the data-retention subcircuits.

- 4. (Previously Presented) The data-retention circuit of claim 2 wherein the pass-gate subcircuit is to pass a latched state signal to the isolation subcircuit in response to a clock signal.
 - 5. (Cancelled)
- 6. (Previously Presented) The data-retention circuit of claim 2 wherein the data-retention subcircuits are coupled in series in the feedback loop, and

wherein the data-retention circuit further comprises an output inverter to receive a state signal from either the isolation subcircuit or the pass-gate subcircuit and to provide an output signal.

7. (Currently Amended) The data-retention circuit of claim 1 wherein the supplyswitching subcircuit comprises a semiconductor switching subcircuit that is part of the semiconductor die,

wherein the semiconductor switching subcircuit is to couple the data-retention subcircuits to the regular voltage supply when the semiconductor switching subcircuit receives a first state of a sleep signal, and

wherein the leakage current <u>biases</u> is drawn by the data-retention subcircuits from the well tap when the semiconductor switching subcircuit receives a second state of the sleep signal.

- 8. (Cancelled)
- 9. (Previously Presented) The data-retention circuit of claim 2 further comprising a master latch to latch a state signal,

wherein the pass-gate subcircuit, the data-retention subcircuits, the isolation subcircuit and the supply-switching subcircuit are part of a slave latch, and

wherein the pass-gate subcircuit is to pass the latched state signal to the isolation subcircuit from the master latch in response to a clock signal.

10. (Previously Presented) The data-retention circuit of claim 9 wherein circuits of the master latch are to receive power from the regular voltage supply, and wherein during the standby mode the regular voltage supply is turned off.

- 11. (Cancelled)
- 12. (Currently Amended) A processing system comprising:
- a processor on a semiconductor die; and
- a data-retention circuit on the semiconductor die to retain state information for the processor during a standby mode, wherein the data-retention circuit comprises data-retention subcircuits, a supply switching subcircuit, and an isolation subcircuit,

wherein the supply-switching subcircuit decouples the data-retention subcircuits from a regular voltage supply during the standby mode,

wherein the isolation subcircuit isolates the data-retention subcircuits from a pass-gate subcircuit in response to a sleep signal,

Dkt: 884.901US1

wherein the supply-switching subcircuit has a well tap coupled to the data retention subcircuits and the semiconductor die has a resistive n-well coupling a supplemental supply voltage to the well tap,

wherein during the standby mode, the supplemental supply voltage biases the resistive nwell allowing leakage current to flow from the supplemental supply voltage through the resistive n-well to the well tap to bias the data-retention subcircuits to allow the data-retention subcircuits to remain powered and retain their state,

wherein the data-retention subcircuits, the supply-switching subcircuit and the isolation subcircuit comprise lower-leakage semiconductor devices, and

wherein the pass-gate subcircuit comprises higher-leakage semiconductor devices, the lower-leakage devices having at least one of a longer channel length, a thicker gate-oxide layer or a higher threshold voltage than the higher-leakage semiconductor devices.

to draw leakage current through a well tap in the semiconductor die during the standby mode to retain the state information.

wherein the well tap comprises a conductive path coupling the data-retention subcircuits to a resistive well of the semiconductor die.

13. (Currently Amended) The system of claim 12 wherein the data-retention circuit further comprises an isolation subcircuit to isolate the data-retention subcircuits from a pass-gate subcircuit in response to a sleep signal, and a supply-switching subcircuit to decouple the dataretention subcircuits from a regular voltage supply to allow leakage current of the data-retention subcircuits to be drawn from a supplemental voltage supply through the well tap from the resistive well during the standby mode,

wherein the isolation subcircuit and the data-retention subcircuits are outside a data path operable when voltage from the regular voltage supply is present.

14. (Currently Amended) The system of claim 12 wherein the data-retention subcircuits are arranged in cells on the semiconductor die, the cells having resistive n-wells coupling the supplemental supply voltage to at least one well tap-to provide the leakage current from the supplemental voltage supply,

Page 7 Dkt: 884.901US1

Filing Date: June 27, 2003

Title: SYSTEM AND METHOD FOR DATA RETENTION WITH REDUCED LEAKAGE CURRENT

wherein the data-retention subcircuits and supply-switching subcircuits comprise semiconductor devices fabricated on the semiconductor die, and

wherein the leakage current provided through the well tap comprises primarily leakage current of the semiconductor devices comprising the data-retention subcircuits.

- 15. (Previously Presented) The system of claim 13 wherein the isolation subcircuit is to pass data signals between the data-retention subcircuits and the pass-gate subcircuit when voltage from the regular voltage supply is provided.
- 16. (Original) The system of claim 13 wherein the pass-gate subcircuit is to pass a latched state signal to the isolation subcircuit in response to a clock signal.
- 17. (Currently Amended) The system of claim 16 wherein the data-retention circuit further comprises a master latch to latch a state signal,

wherein the pass-gate subcircuit, the data-retention subcircuits, the isolation subcircuit and the supply-switching subcircuit are part of a slave latch, and

wherein the pass-gate subcircuit is to pass the latched state signal to the isolation subcircuit from the master latch in response to the [[a]] clock signal.

18. (Original) The system of claim 17 wherein circuits of the master latch are to receive current from the regular voltage supply, and

wherein during the standby mode the regular voltage supply is turned off.

- 19. (Cancelled)
- 20. (Currently Amended) A method comprising:

isolating, with an isolation subcircuit, data-retention subcircuits from a pass-gate subcircuit in response to a sleep signal;

decoupling, with a supply-switching subcircuit, the data-retention subcircuits from a regular voltage supply in response to the sleep signal during standby mode, the data-retention

Dkt: 884.901US1

subcircuits, the pass-gate subcircuit and the supply-switching subcircuit being fabricated on a semiconductor die, the supply-switching subcircuit having a well tap coupled to the data retention subcircuits, the semiconductor die having a resistive n-well coupling a supplemental supply voltage to the well tap;

biasing, during standby mode with the supplemental supply voltage, the resistive n-well allowing leakage current to flow from the supplemental supply voltage through the resistive nwell to the well tap to bias the data-retention subcircuits to allow the data-retention subcircuits to remain powered and retain their state; and

to allow the data-retention subcircuits to draw leakage current through a well tap from a supplemental voltage, the well tap comprising a conductive path coupling the data-retention subcircuits to a resistive well of a semiconductor die;

retaining state information by the data-retention subcircuits when drawing the leakage current from the supplemental voltage supply-during [[a]] the standby mode,

wherein the data-retention subcircuits, the supply-switching subcircuit and the isolation subcircuit comprise lower-leakage semiconductor devices, and

wherein the pass-gate subcircuit comprises higher-leakage semiconductor devices, the lower-leakage devices having at least one of a longer channel length, a thicker gate-oxide layer or a higher threshold voltage than the higher-leakage semiconductor devices.

- 21. (Currently Amended) The method of claim 20 wherein the isolating is performed by an isolation subcircuit, and wherein the isolation subcircuit and the data-retention subcircuits are outside a data path operable when voltage from the regular voltage supply is present.
- 22. (Currently Amended) The method of claim 20 wherein switching further comprises switching on the supplemental voltage supply in response to the sleep signal, wherein the dataretention subcircuits and supply-switching subcircuits comprise semiconductor devices fabricated on the semiconductor die. and

wherein the leakage current provided through the well tap comprises primarily leakage current of the semiconductor devices comprising the data-retention subcircuits.

Title: SYSTEM AND METHOD FOR DATA RETENTION WITH REDUCED LEAKAGE CURRENT

23. (Currently Amended) The method of claim 22 further comprising passing state information between the data-retention subcircuits and the [[a]] pass-gate subcircuit when the regular voltage supply is present at the [[an]] isolation subcircuit.

24. (Withdrawn – Previously Presented) A wireless communication device comprising: an omnidirectional antenna to communicate radio-frequency signals;

a processor on a semiconductor die to convert between the radio-frequency signals and data signals; and

a data-retention circuit on the semiconductor die to retain state information for the processor during a standby mode, wherein the data-retention circuit comprises data-retention subcircuits to receive current through a well tap in the semiconductor die during the standby mode to retain the state information.

25. (Withdrawn – Previously Presented) The device of claim 24 wherein the dataretention circuit further comprises an isolation subcircuit to isolate the data-retention subcircuits from a pass-gate subcircuit in response to a sleep signal, and a supply-switching subcircuit to provide current to the data-retention subcircuits from a supplemental voltage supply through a well tap during the standby mode.

26. (Withdrawn – Previously Presented) The device of claim 25 wherein the dataretention subcircuits, the switching subcircuit and the isolation subcircuit comprise lowerleakage semiconductor devices, and wherein the pass-gate subcircuit comprises higher-leakage semiconductor devices, the lower-leakage devices having at least one of a longer channel length, a thicker gate-oxide layer or a higher threshold voltage than the higher-leakage semiconductor devices.

Claims 27 - 28. (Cancelled)